(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification[7]: **G06F 15/80**

(21) International Application Number:
PCT/GB2003/002772

(22) International Filing Date: 27 June 2003 (27.06.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
0216880.5 19 July 2002 (19.07.2002) GB

(71) Applicant *(for all designated States except US)*: PICOCHIP DESIGNS LIMITED [GB/GB]; Second Floor Suite, Riverside Buildings, 108 Walcot Street, Bath BA1 5BG (GB).

(72) Inventors; and
(75) Inventors/Applicants *(for US only)*: ROBBINS, William [GB/GB]; 2 Windsor Terrace, Clifton, Bristol BS8 4LW (GB). DAVIDSON, Michael [GB/GB]; 5 The Butts, Old London Road, Wotton-under-Edge, Gloucestershire GL12

7DP (GB). HOWELL, Simon [GB/GB]; 59 Alma Road, Clifton, Bristol BS8 2DE (GB). CLAYDON, Anthony, Peter, John [GB/GB]; 2nd Floor Suite, Riverside Buildings, 108 Walcot Street, Bath BA1 5BG (GB).

(74) Agent: O'CONNELL, David, Christoper: Haseltine Lake, Imperial House, 15-19 Kingsway, London WC2B 6UD (GB).

(81) Designated States *(national)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States *(regional)*: ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW); Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(54) Title: PROCESSOR ARRAY

(57) **Abstract:** An array of processing elements can incorporate a degree of redundancy. Specifically, the array includes one or more spare, or redundant, rows of array elements, in addition to the number required to implement the intended function or functions of the device. If a defect occurs in one of the processors in the device, then the entire row which includes that defective processor is not used, and is replaced by a spare row.

WO 2004/010321 A2